Fig. 12.7.1 shows the TLB inserted into circuitry that does dynamic address translation.
Fig. 12.7.1: TLB speeds up dynamic address translation; The TLB is consulted for each virtual address translation. If the page number is found there, a lookup in main memory's page table is aborted, symbolized by the X on the line coming from the page table.
