|
Fig. 18.7.3 shows the gates in the decoder of each device which set the activated wires. Each device also has a decoder that determines the specified address that is on the address bus, just as with main memory.
|
|
Fig. 18.7.3 shows the gates in the decoder of each device which set the activated wires. Each device also has a decoder that determines the specified address that is on the address bus, just as with main memory.
|
