In Fig. 5.5.1, a four-bit register is implemented using clocked D-latches. Notice that there are four separate inputs and four separate outputs, one for each bit. But there is only one clock input because all inputs are stored into the latches at the same time, when the CK wire is strobed.