Fig. 6.6.1 shows the adder using the box diagrams of Chapter 4 and how the four condition bits CNVZ are created by running the outputs of the adder through various gates, as described above.