Section 7.6: Example of control points and the fetch/decode/execute cycle (Frame 5)                     [prev][home][next]

  1. Next MA (memory active) is set to 1, WR=0 to indicate this is a read and not a write, and the memory is given enough time to go fetch the needed value.