Fig. 16.6.4 shows a write operation on this same bus. The only changes are that the data is valid from the start because the bus initiator (often the CPU) is communicating this data value to the other device right off the bat, not requesting it and waiting for it to appear. Also, the RD wire stays low, indicating this is a write operation.