Chapter 6: Data Representation
Index of Figures
Fig 6.6.1................Adder showing the formation of CNVZ bits
Fig 6.7.1................1-bit right and left logical shift circuit; if SHR=0 and SHL=0 then the input is copied to the output without shifting (note the bubble inputs to the center AND gates; remember these are abbreviations for NOT gates).